INFORMATION DISCLOSURE CITATION IN AN				ATTY. DOCKET NO. 49657-935		SERIAL NO.		
APPLICATION				APPLICANT	0.72			
				Niichi ITOH	8, C			
(PTO-1449)				FILING DATE January 09, 2001		GROUP ZIZY	Je675	
EXAMINER'S			U.S. PATEN	T DOCUMENT	S			<u>.</u>
INITIALS	PATENT NO.	DATE	NAME		CLASS	SUBCLASS	FILING DATE	
en	5,867,415	Feb. 2, 1999	MAKINO					
								
								
		 						
		FOF	L REIGN PAT	ENT DOCUME	NTS		With the state of	
EXAMINER'S INITIALS	PATENT NO.	DATE	C	COUNTRY	CLASS	SUBCLASS		nslation
lu	63-55627	Mar. 10, 1988	JAPAN (with English abstract)				Yes	No
en	9-231056	Sept. 5, 1997	JAPAN (wi abstract)	th English				
	 OTHER	 ART (Incl	 ding Autho	r. Title. Date. Pe	rtinent Pe	iges Fich	*(:::::::::::::::::::::::::::::::::::::	
On	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) "A Compact 54X54-bit Multiplier with Improved Wallace-Tree Structure", N. Itoh et al., 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 15-16							
on	"A Compact 54X54-bit Multiplier with Improved Wallace-Tree Structure", N. Itoh et al., Technical Report of IEICE, Vol. 99, No. 145, June 24, 1999, pp. 9-16							
								
EXAMINER	² Ougo			DATE CONSIDERED 4/15/04				